The analog sample clock is (optionally) divided down into one of
four analog sample clocks. These clocks are then converted into two
Non-Overlapping clocks which are used to drive the switches in the
DynAMx switched capacitor blocks.
Note that when a switch is opened during a particular phase, any
sampled signal is passed while the switch is open and captured at
the END of the phase.